#### Formal Validation of Intra-Procedural Transformations by Defensive Symbolic Simulation

#### PhD Defense of Léo Gourdin — 12/12/2023

#### leo.gourdin@univ-grenoble-alpes.fr

#### Advisors:

Sylvain Boulmé (Verimag) Frédéric Pétrot (TIMA)

#### Committee:

Delphine Demange — Examiner Jean-Christophe Filliâtre — Rapporteur Jens Knoop — Rapporteur Marc Pouzet — Examiner Gwen Salaün — Examiner



#### Contents

#### Introduction

- 2 Motivating Example
- Lazy Code Transformations
- **4** Symbolic Simulation
- 5 Evaluation & Conclusion

leo.gourdin@univ-grenoble-alpes.fr

# Motivations: compilation bugs

[Yang et al. 2011; Sun et al. 2016; Zhou et al. 2021]

Compilers: **translate & optimize** programs (source language  $\rightarrow$  target language).



# Motivations: compilation bugs

[Yang et al. 2011; Sun et al. 2016; Zhou et al. 2021]

Compilers: **translate & optimize** programs (source language  $\rightarrow$  target language).



Optimizations: **buggiest component** (except for the C++ component) in both GCC and LLVM.

#### Motivations: compilation bugs [Yang et al. 2011; Sun et al. 2016; Zhou et al. 2021]

Compilers: **translate & optimize** programs (source language  $\rightarrow$  target language).



Optimizations: **buggiest component** (except for the C++ component) in both GCC and LLVM.

Bugs may alter program semantics, and thus program behavior.

Avoiding bugs in safety-critical systems (planes, trains, elevators, ...) is essential.

#### Motivations: compilation bugs [Yang et al. 2011; Sun et al. 2016; Zhou et al. 2021]

Compilers: **translate & optimize** programs (source language  $\rightarrow$  target language).



Optimizations: **buggiest component** (except for the C++ component) in both GCC and LLVM.

Bugs may alter program semantics, and thus program behavior.

Avoiding bugs in safety-critical systems (planes, trains, elevators, ...) is essential.

- > 50% optimizations bugs result in **incorrect generated code**
- Last 20 years: > 8700 optimization bugs identified in GCC (vs. > 1500 for LLVM)
- Bugs that crash compiler are easier to trace than optimization bugs

#### The CompCert compiler, verified in Coq [Blazy et al. 2006; Leroy 2009]

**COMPCERT** (ACM Software System & ACM Programming Languages Software Awards): is the 1<sup>st</sup> formally verified C compiler

# The CompCert compiler, verified in Coq

[Blazy et al. 2006; Leroy 2009]

**COMPCERT** (ACM Software System & ACM Programming Languages Software Awards):

is the 1<sup>st</sup> formally verified C compiler



#### Formal correctness of COMPCERT:

For any source program S in C language, if S has no undefined behavior, and if the compiler returns some assembly program T, then any behavior of T is also a behavior of S.

# The CompCert compiler, verified in Coq

[Blazy et al. 2006; Leroy 2009]

**COMPCERT** (ACM Software System & ACM Programming Languages Software Awards):

is the 1<sup>st</sup> formally verified C compiler





For any source program S in C language, if S has no undefined behavior, and if the compiler returns some assembly program T, then any behavior of T is also a behavior of S.

However... it is still less optimizing than "trusted" (non-proven) compilers (e.g. GCC)

Embedded/safe often means simple: compiler optimizations are then even more important.

#### Goal: correct & efficient code for embedded cores

Predictability, security, or safety norms often require [França et al. 2012]:

- no dynamic reordering inside processors (instruction scheduling)
- no speculative execution (guessing conditions)
- simpler instruction sets, such as RISC-V

#### Goal: correct & efficient code for embedded cores

Predictability, security, or safety norms often require [França et al. 2012]:

- no dynamic reordering inside processors (instruction scheduling)
- **no speculative execution** (guessing conditions)
- simpler instruction sets, such as RISC-V

 $\rightarrow$  efficiency is therefore the compiler's job

#### Goal: correct & efficient code for embedded cores

Predictability, security, or safety norms often require [França et al. 2012]:

- no dynamic reordering inside processors (instruction scheduling)
- no speculative execution (guessing conditions)
- simpler instruction sets, such as RISC-V

 $\rightarrow$  efficiency is therefore the compiler's job

Many optimizations of GCC/LLVM are still missing:

Code Motion:	moving instructions at better places, e.g. out of loops
Strength-reduction:	replacing costly instructions (e.g. multiplications) by simpler ones (e.g. additions)
Software pipelining:	optimization of loop bodies (e.g. by scheduling instructions above/below conditions)

Proving such complex optimizations is difficult, like solving a sudoku... ...but checking a sudoku solution for correctness is much easier!

Proving such complex optimizations is difficult, like solving a sudoku... ...but checking a sudoku solution for correctness is much easier!



Proving such complex optimizations is difficult, like solving a sudoku... ...but checking a sudoku solution for correctness is much easier!



Complex computations by **efficient functions**, **called oracles**, with an untrusted and hidden implementation for the formal proof.

 $\rightarrow$  only a dynamic defensive test of their result is formally verified

Proving such complex optimizations is difficult, like solving a sudoku... ...but checking a sudoku solution for correctness is much easier!



Complex computations by **efficient functions**, **called oracles**, with an untrusted and hidden implementation for the formal proof.

 $\rightarrow$  only a dynamic defensive test of their result is formally verified

#### A few details on COMPCERT's formalism

Program behavior  $\triangleq$  sequence of observable events Undefined behavior  $\triangleq$  "errors" in the C semantics

Theorem of correctness by composing forward simulations between deterministic languages.

Each **source** step  $S_1 \rightarrow^e S'_1$  is simulated by **target** steps without infinite successive stutterings; absence of step represents **Undefined Behavior** 

```
double foo(double *a, long *v, long n) {
    long k = 7; long i = 0;
 3
    double r = 2;
    if (a[0] < 2) return 2;
 4
 5
    for(; i < n; i += 4) {</pre>
      if (r >= a[1]) r -= a[0];
      else r *= 3;
      r += v[i] - k * i;
 8
9
     }
10
    return r;
11 }
```

```
double foo(double *a, long *v, long n) {
    long k = 7; long i = 0;
    double r = 2;
    if (a[0] < 2) return 2;
4
5
    for(; i < n; i += 4) {</pre>
      if (r \ge a[1]) r = a[0]:
      else r *= 3;
      r += v[i] - k * i;
8
9
    3
10
    return r;
11 }
```

COMPCERT optimizations are applied on register transfer language (RTL)

```
1 foo(a, v, n) {
2
    k = 7; i = 0; r = 2f
 3
   x17 = float64[a+0] // previous occurrence
    if (x17 < f r) \{ goto Exit \}
5 Loop:
6
    if (i >=ls n) { goto Exit }
7
    x16 = float64[a+8] // a[1] (unsafe)
8
    if (r >=f x16) {
9
     x14 = float64[a+0]; // safe to eliminate
10
     r = r - f x - 14
11
    else { x15 = 3f; r = r *f x15 } // PRE
12
    x13 = i <<1 3 // SR (addressing)
13
    x12 = v + 1 x13 / / SR (in sequence)
14
    x10 = int64[x12+0]
15
    x11 = i * l k // SR
16
   x9 = x10 - 1 x11
17
    x8 = floatoflong(x9)
18
    r = r + f x 8
19
    i = i + 1 4
20
    goto Loop
21 Exit: return r }
```

```
double foo(double *a, long *v, long n) {
2
    long k = 7; long i = 0;
3
    double r = 2;
    if (a[0] < 2) return 2;
5
    for(: i < n: i += 4) {</pre>
      if (r \ge a[1]) r = a[0];
6
      else r *= 3;
      r += v[i] - k * i;
8
9
10
    return r:
11 }
```

COMPCERT optimizations are applied on register transfer language (RTL)

Left frame: naive RISC-V (pseudo)code (mainline COMPCERT)!

```
1 foo(a, v, n) {
2
    k = 7: i = 0: r = 2f
 3
    x17 = float64[a+0] // previous occurrence
4
    if (x17 < f r) \{ goto Exit \}
5 Loop:
6
    if (i >=ls n) { goto Exit }
7
    x16 = float64[a+8] // a[1] (unsafe)
8
    if (r >=f x16) {
9
     x14 = float64[a+0]; // safe to eliminate
10
     r = r - f x 14 }
11
    else { x15 = 3f; r = r *f x15 } // PRE
12
    x13 = i \ll 1 3 // SR (addressing)
13
    x12 = v + 1 x13 / / SR (in sequence)
14
    x10 = int64[x12+0]
15
    x11 = i * l k / / SR
16
    x9 = x10 - 1 x11
17
    x8 = floatoflong(x9)
18
    r = r + f x 8
19
    i = i + 1 4
20
    goto Loop
21 Exit: return r }
```

```
1 foo(a, v, n) {
 2
     k = 7: i = 0: r = 2f
 3
    x17 = float64[a+0] // previous occurrence
 4
     if (x17 < f r) \{ goto Exit \}
5 Loop:
6
     if (i >=ls n) { goto Exit }
 7
     x16 = float64[a+8] // a[1] (unsafe)
8
     if (r >=f x16) {
9
     x14 = float64[a+0]; // safe to eliminate
10
     r = r - f x 14 }
     else { x15 = 3f; r = r *f x15 } // PRE
11
12
     x13 = i \ll 1 3 // SR (addressing)
13
     x12 = v + 1 x13 / / SR (in sequence)
14
     x10 = int64[x12+0]
15
     x11 = i * l k / / SR
    x9 = x10 - 1 x11
16
17
     x8 = floatoflong(x9)
    r = r + f x 8
18
19
     i = i + 1 4
20
     goto Loop
21 Exit: return r }
```

#### What is needed?

• partial loop invariant redundancy: load of constant 3

```
1 foo(a, v, n) {
 2
     k = 7: i = 0: r = 2f
 3
    x17 = float64[a+0] // previous occurrence
     if (x17 <f r) { goto Exit }</pre>
 4
5 Loop:
6
     if (i >=ls n) { goto Exit }
 7
     x16 = float64[a+8] // a[1] (unsafe)
8
     if (r >=f x16) {
9
     x14 = float64[a+0]; // safe to eliminate
10
     r = r - f x 14 }
     else { x15 = 3f; r = r *f x15 } // PRE
11
12
     x13 = i \ll 1 3 // SR (addressing)
13
     x12 = v + 1 x13 / / SR (in sequence)
14
     x10 = int64[x12+0]
15
     x11 = i * l k / / SR
    x9 = x10 - 1 x11
16
17
     x8 = floatoflong(x9)
18
     r = r + f x 8
19
     i = i + 1 4
20
     goto Loop
21 Exit: return r }
```

- partial loop invariant redundancy: load of constant 3
- redundant load of
  - a[0] (available before the loop)
  - a[1] (only in the loop)

```
1 foo(a, v, n) {
2
    k = 7: i = 0: r = 2f
3
    x17 = float64[a+0] // previous occurrence
    if (x17 < f r) \{ goto Exit \}
5 Loop:
6
    if (i >=ls n) { goto Exit }
 7
    x16 = float64[a+8] // a[1] (unsafe)
8
    if (r >=f x16) {
9
     x14 = float64[a+0]; // safe to eliminate
10
     r = r - f x 14 }
11
    else { x15 = 3f; r = r *f x15 } // PRE
    x13 = i <<1 3 // SR (addressing)
12
13
    x12 = v + 1 x13 / / SR (in sequence)
    x10 = int64[x12+0]
14
15
    x11 = i * k // SR
16
    x9 = x10 - 1 x11
17
    x8 = floatoflong(x9)
18
    r = r + f x 8
19
    i = i + 1 4
20
    goto Loop
21 Exit: return r }
```

- partial loop invariant redundancy: load of constant 3
- redundant load of
  - a[0] (available before the loop)
  - a[1] (only in the loop)
- Strength reduction of
  - source multiplication k \* i
  - addressing calculation for v[i]
     → was decomposed by
     instruction selection!

```
1 foo(a, v, n) {
2
    k = 7: i = 0: r = 2f
3
    x17 = float64[a+0] // previous occurrence
    if (x17 < f r) \{ goto Exit \}
5 Loop:
6
    if (i >=ls n) { goto Exit }
 7
    x16 = float64[a+8] // a[1] (unsafe)
8
    if (r >=f x16) {
9
     x14 = float64[a+0]; // safe to eliminate
10
     r = r - f x 14 }
    else { x15 = 3f; r = r *f x15 } // PRE
11
    x13 = i <<1 3 // SR (addressing)
12
13
    x12 = v + 1 x13 / / SR (in sequence)
    x10 = int64[x12+0]
14
15
    x11 = i * k // SR
16
    x9 = x10 - 1 x11
17
    x8 = floatoflong(x9)
18
    r = r + f x 8
19
    i = i + 1 4
20
    goto Loop
21 Exit: return r }
```

- partial loop invariant redundancy: load of constant 3
- redundant load of
  - a[0] (available before the loop)
  - a[1] (only in the loop)
- Strength reduction of
  - source multiplication k \* i
  - addressing calculation for v[i]
     → was decomposed by
     instruction selection!
- + possibility to schedule some instructions in a better way (not explained in this presentation)



Black: original COMPCERT passes

• Block Transfer Language IR



Black: original CompCert passes Teal: All (AArch64+ARMv7+RISC-V+KVX+PPC+x86)

- Block Transfer Language IR
- Intra-procedural, defensive Symbolic Execution framework



Black: original CompCert passes Teal: All (AArch64+ARMv7+RISC-V+KVX+PPC+x86)

- Block Transfer Language IR
- Intra-procedural, defensive Symbolic Execution framework
- CM + SR: Lazy Code Transformations algorithm



Black: original COMPCERT passes Teal: All (AArch64+ARMv7+RISC-V+KVX+PPC+x86) Brown:RISC-V only

- Block Transfer Language IR
- Intra-procedural, defensive Symbolic Execution framework
- CM + SR: Lazy Code Transformations algorithm
- Control Flow Graph Morphism validator



Black: original COMPCERT passes Teal: All (AArch64+ARMv7+RISC-V+KVX+PPC+x86) Brown:RISC-V only

- Block Transfer Language IR
- Intra-procedural, defensive Symbolic Execution framework
- CM + SR: Lazy Code Transformations algorithm
- Control Flow Graph Morphism validator
- RISC-V expansion engine



Black: original COMPCERT passes Teal: All (AArch64+ARMv7+RISC-V+KVX+PPC+x86) Brown:RISC-V only

- Block Transfer Language IR
- Intra-procedural, defensive Symbolic Execution framework
- CM + SR: Lazy Code Transformations algorithm
- Control Flow Graph Morphism validator
- RISC-V expansion engine
- Port of the KVX postpass scheduler to AArch64 + Peephole optimizer



# Overview of my contributions in Chamois 🛋 СомрСект

- Block Transfer Language IR
- Intra-procedural, defensive Symbolic Execution framework
- CM + SR: Lazy Code Transformations algorithm
- Control Flow Graph Morphism validator
- RISC-V expansion engine
- Port of the KVX postpass scheduler to AArch64 + Peephole optimizer
- Experimental evaluation framework



# Overview of my contributions in Chamois 🛋 СомрСект

- Block Transfer Language IR
- Intra-procedural, defensive Symbolic Execution framework
- CM + SR: Lazy Code Transformations algorithm
- Control Flow Graph Morphism validator
- RISC-V expansion engine
- Port of the KVX postpass scheduler to AArch64 + Peephole optimizer
- Experimental evaluation framework
- Extension of [Six et al. 2022]'s superblock prepass scheduling



#### Lazy Code Motion (LCM) & Lazy Strength Reduction (LSR)

[Knoop, Rüthing and Steffen 1992-1995]

## Lazy Code Motion (LCM) & Lazy Strength Reduction (LSR)

[Knoop, Rüthing and Steffen 1992-1995]

• Intra-procedural, data-flow algorithms:

aim at computational optimality with minimal impact on register pressure (liverange)
[Knoop, Rüthing and Steffen 1992-1995]

- Intra-procedural, data-flow algorithms: aim at computational optimality with minimal impact on register pressure (liverange)
- LCM: moves operations and loads (all platforms)

[Knoop, Rüthing and Steffen 1992-1995]

- Intra-procedural, data-flow algorithms: aim at computational optimality with minimal impact on register pressure (liverange)
- LCM: moves operations and loads (all platforms)
- LSR: reduces multiplications with a constant (RISC-V only)

[Knoop, Rüthing and Steffen 1992-1995]

- Intra-procedural, data-flow algorithms: aim at computational optimality with minimal impact on register pressure (liverange)
- LCM: moves operations and loads (all platforms)
- LSR: reduces multiplications with a constant (RISC-V only)

#### Goals

- A "Lazy Code Transformations" (LCT) algorithm combining LCM & LSR
- Producing hints to guide the symbolic execution validator

[Knoop, Rüthing and Steffen 1992-1995]

- Intra-procedural, data-flow algorithms: aim at computational optimality with minimal impact on register pressure (liverange)
- LCM: moves operations and loads (all platforms)
- LSR: reduces multiplications with a constant (RISC-V only)

#### Goals

- A "Lazy Code Transformations" (LCT) algorithm combining LCM & LSR
- Producing **hints** to guide the symbolic execution validator
- An efficient OCaml implementation operating over BTL in **basic blocks** (1 entry, 1 exit)

Why LCM & LSR? Data-flow algorithms fit well with block structure and invariant inference

LCT is **untrusted**  $\rightarrow$  it was co-designed with defensive validation by Symbolic Execution:



LCT is **untrusted**  $\rightarrow$  it was co-designed with defensive validation by Symbolic Execution:



### LCT step-by-step

**1** Joining (and critical) edges are split with synthetic (empty) nodes

ightarrow this is needed for data-flow fixed points + code motion opportunities in BTL

LCT is **untrusted**  $\rightarrow$  it was co-designed with defensive validation by Symbolic Execution:



### LCT step-by-step

- **1** Joining (and critical) edges are split with synthetic (empty) nodes
  - ightarrow this is needed for data-flow fixed points + code motion opportunities in BTL
- 2 Equation systems are solved (data-flow: 4 for code motion + 3 for strength reduction; and a few non data-flow computations)

LCT is **untrusted**  $\rightarrow$  it was co-designed with defensive validation by Symbolic Execution:



### LCT step-by-step

- **1** Joining (and critical) edges are split with synthetic (empty) nodes
  - $\rightarrow$  this is needed for data-flow fixed points + code motion opportunities in BTL
- 2 Equation systems are solved (data-flow: 4 for code motion + 3 for strength reduction; and a few non data-flow computations)
- 3 Control Flow Graph is rewritten

LCT is **untrusted**  $\rightarrow$  it was co-designed with defensive validation by Symbolic Execution:



### LCT step-by-step

- **1** Joining (and critical) edges are split with synthetic (empty) nodes
  - $\rightarrow$  this is needed for data-flow fixed points + code motion opportunities in BTL
- 2 Equation systems are solved (data-flow: 4 for code motion + 3 for strength reduction; and a few non data-flow computations)
- 3 Control Flow Graph is rewritten
- Invariant are inferred from equation results

```
1 double foo(double *a, long *v, long n) {
2   long k = 7; long i = 0;
3   double r = 2;
4   if (a[0] < 2) return 2;
5   for(; i < n; i += 4) {
6     if (r >= a[1]) r -= a[0];
7     else r *= 3;
8     r += v[i] - k * i;
9   }
10   return r;
11 }
```



Legend: Numbering (post-order) Synthetic nodes 1 double foo(dd 2 long k = 7; double r = if (a[0] < for(; i < r 7 else r \*= 8 r += v[i] 9 } 10 return r; 11 }

```
1 double foo(double *a, long *v, long n) {
2   long k = 7; long i = 0;
3   double r = 2;
4   if (a[0] < 2) return 2;
5   for(; i < n; i += 4) {
6     if (r >= a[1]) r -= a[0];
7     else r *= 3;
8     r += v[i] - k * i;
9   }
0   return r;
1 }
```



```
Legend:1dow221Numbering33(post-order)4i55fSynthetic nodes7Candidates:8- Code Motion995- Strength Reduction10
```

```
double foo(double *a, long *v, long n) {
    long k = 7; long i = 0;
    double r = 2;
    if (a[0] < 2) return 2;
    for(; i < n; i += 4) {
        if (r >= a[1]) r -= a[0];
        else r *= 3;
        r += v[i] - k * i;
    }
    return r;
}
```





```
double foo(double *a, long *v, long n) {
  long k = 7; long i = 0;
  double r = 2:
  if (a[0] < 2) return 2;
 for(; i < n; i += 4) {</pre>
    if (r \ge a[1]) r = a[0]:
    else r *= 3;
    r += v[i] - k * i;
  return r:
```

#### Desirable adjustments

- Restriction: our validator cannot anticipate potentially trapping instructions (e.g. load a[1])
- Extension: the original algorithms would be unable to reduce nested sequences



Candidates treated **topologically** 1<sup>st</sup> **candidate:** the load of a[0]



Candidates treated **topologically** 1<sup>st</sup> **candidate**: the load of a [0]

Restriction for potentially trapping instruction

As loads may trap, LCT ensures two important conditions:

- 1 a previous occurrence exists
- 2 the previous occurrence is available on every path leading to the target redundancy



Candidates treated **topologically** 1<sup>st</sup> **candidate**: the load of a [0]

#### Restriction for potentially trapping instruction

As loads may trap, LCT ensures two important conditions:

- 1 a previous occurrence exists
- 2 the previous occurrence is available on every path leading to the target redundancy

#### Extension for nested sequences

- 1 Introduction of fresh pseudoregister
- **2** Local substitution of pseudoregisters
- Insertion of a move at block exits

this move is then removed by dead code elimination if useless





• Redundant load of a [0] eliminated



- Redundant load of a[0] eliminated
- Load of immediate constant 3f anticipated



- Redundant load of a[0] eliminated
- Load of immediate constant 3f anticipated
- Array addressing sequence for v[i] reduced with compensation *i* << 3 = 4 × 8 = 32</li>
- Multiplication i \* kreduced with compensation  $i \times k = 4 \times 7 = 28$



- Redundant load of a[0] eliminated
- Load of immediate constant 3f anticipated
- Array addressing sequence for v[i] reduced with compensation *i* << 3 = 4 × 8 = 32</li>
- Multiplication i \* k
   reduced with compensation
   i × k = 4 × 7 = 28

$$\label{eq:Gain} \begin{split} \text{Gain} &\sim \textbf{8 cycles/iteration} \text{ on} \\ & \text{U74 RISC-V!} \\ \text{(49 to 41 cycles, 16\% reduction)} \end{split}$$

- For **potentially trapping** instructions (e.g. loads + arch specific operations); we adapted Lazy Code Motion to restrict it with stronger conditions
- To support **instruction sequences**;

we proposed a rewriting procedure by substitution of fresh variables

- For **potentially trapping** instructions (e.g. loads + arch specific operations); we adapted Lazy Code Motion to restrict it with stronger conditions
- To support **instruction sequences**; we proposed a rewriting procedure by substitution of fresh variables
- To generalize Lazy Strength Reduction on basic blocks; we had to adapt data-flow equations of [Knoop et al. 1993]

- For **potentially trapping** instructions (e.g. loads + arch specific operations); we adapted Lazy Code Motion to restrict it with stronger conditions
- To support **instruction sequences**; we proposed a rewriting procedure by substitution of fresh variables
- To generalize Lazy Strength Reduction on **basic blocks**; we had to adapt data-flow equations of [Knoop et al. 1993]
- Lastly, LCT features an **invariant inference** procedure reusing existing analyses

- For **potentially trapping** instructions (e.g. loads + arch specific operations); we adapted Lazy Code Motion to restrict it with stronger conditions
- To support **instruction sequences**; we proposed a rewriting procedure by substitution of fresh variables
- To generalize Lazy Strength Reduction on **basic blocks**; we had to adapt data-flow equations of [Knoop et al. 1993]
- Lastly, LCT features an **invariant inference** procedure reusing existing analyses
- Now, two questions arise:

1 How to **defensively validate** LCT by Symbolic Execution + Invariants?

2 How can we eliminate **non-available loads** like a[1] in the example?

### Block Transfer Language & Blockstep semantics

Partitioning the code into **loop-free blocks** (with a single entry point from the outside):

- Avoids loops in symbolic execution
- Allows for block scoped optimizations (e.g. instruction scheduling)
- Stays compatible with (basic) block based algorithms

### Block Transfer Language & Blockstep semantics

Partitioning the code into **loop-free blocks** (with a single entry point from the outside):

- Avoids loops in symbolic execution
- Allows for block scoped optimizations (e.g. instruction scheduling)
- Stays compatible with (basic) block based algorithms

Block Transfer Language: Control flow graph of syntactically defined blocks

### Block Transfer Language & Blockstep semantics

Partitioning the code into **loop-free blocks** (with a single entry point from the outside):

- Avoids loops in symbolic execution
- Allows for block scoped optimizations (e.g. instruction scheduling)
- Stays compatible with (basic) block based algorithms

Block Transfer Language: Control flow graph of syntactically defined blocks

**Blockstep**  $\triangleq$  execution from the entry point to one exit point (at most one non-silent event)

To relate the BTL blockstep semantics with the RTL **smallstep** semantics, we want **"local" blockstep simulations** to ensure a "global" simulation!

It suffices that blockstep semantics bisimulates the standard smallstep semantics.

[King 1976; Samet 1976]

Control flow graph of blocks:



[King 1976; Samet 1976]

Control flow graph of blocks:



For each pair of block  $(B_{\mathcal{S}}, B_{\mathcal{T}})$  in [(a, a'), (b, b'), ...], compare symbolic states  $(\delta_{\mathcal{S}}, \delta_{\mathcal{T}})$ from their symbolic execution with  $\xi : block \to \delta$ . With  $\xi(B_{\mathcal{S}}) = \delta_{\mathcal{S}}$  and  $\xi(B_{\mathcal{T}}) = \delta_{\mathcal{T}}$ , does  $\delta_{\mathcal{S}} \equiv \delta_{\mathcal{T}}$  hold?

[King 1976; Samet 1976]

Control flow graph of blocks:



For each pair of block  $(B_{\mathcal{S}}, B_{\mathcal{T}})$  in [(a, a'), (b, b'), ...], compare symbolic states  $(\delta_{\mathcal{S}}, \delta_{\mathcal{T}})$ from their symbolic execution with  $\xi : block \to \delta$ . With  $\xi(B_{\mathcal{S}}) = \delta_{\mathcal{S}}$  and  $\xi(B_{\mathcal{T}}) = \delta_{\mathcal{T}}$ , does  $\delta_{\mathcal{S}} \equiv \delta_{\mathcal{T}}$  hold?

In COMPCERT: Formally verified superblock scheduling [Six et al. 2022]

Validated by **Symbolic Execution (SE)**, but limited to superblock scope;  $\rightarrow$  no support for intra-procedural transformations

[King 1976; Samet 1976]

Control flow graph of blocks:



For each pair of block  $(B_{\mathcal{S}}, B_{\mathcal{T}})$  in [(a, a'), (b, b'), ...], compare symbolic states  $(\delta_{\mathcal{S}}, \delta_{\mathcal{T}})$ from their symbolic execution with  $\xi : block \to \delta$ . With  $\xi(B_{\mathcal{S}}) = \delta_{\mathcal{S}}$  and  $\xi(B_{\mathcal{T}}) = \delta_{\mathcal{T}}$ , does  $\delta_{\mathcal{S}} \equiv \delta_{\mathcal{T}}$  hold?

In COMPCERT: Formally verified superblock scheduling [Six et al. 2022]

Validated by **Symbolic Execution (SE)**, but limited to superblock scope;  $\rightarrow$  no support for intra-procedural transformations

Advantages: generic validation method + scales well + supports normalized rewrites

### Intra-Block simulation: basic block example

Assume a proven **rewriting rule**  $\forall x, x \times 2 = x + x$ .

### Intra-Block simulation: basic block example

Assume a proven **rewriting rule**  $\forall x, x \times 2 = x + x$ .

### Intra-Block simulation: basic block example

Assume a proven **rewriting rule**  $\forall x, x \times 2 = x + x$ .

$(B_1)  r_3 \coloneqq r_1 + r_2;$	$(B_2) \ r_4 \coloneqq r_2 \times r_2;$
$r_3 \coloneqq r_3 \times 2;$	$r_3 \coloneqq r_1 + r_2;$
$r_4 \coloneqq \texttt{load}[m, r_3];$	$r_3 \coloneqq r_3 + r_3;$
$r_4 \coloneqq r_2  imes r_2;$	

Both  $B_1$  and  $B_2$  lead to the **same parallel assignment** (of live registers):  $r_3 \coloneqq (r_1 + r_2) + (r_1 + r_2) \parallel r_4 \coloneqq r_2 \times r_2$
## Intra-Block simulation: basic block example

Assume a proven **rewriting rule**  $\forall x, x \times 2 = x + x$ .

$(B_1)  r_3 \coloneqq r_1 + r_2;$	$(B_2) \ r_4 \coloneqq r_2 \times r_2;$
$r_3 \coloneqq r_3 \times 2;$	$r_3 \coloneqq r_1 + r_2;$
$r_4 \coloneqq \texttt{load}[m, r_3];$	$r_3 \coloneqq r_3 + r_3;$
$r_4 \coloneqq r_2 \times r_2;$	

Both  $B_1$  and  $B_2$  lead to the **same parallel assignment** (of live registers):  $r_3 \coloneqq (r_1 + r_2) + (r_1 + r_2) \parallel r_4 \coloneqq r_2 \times r_2$ 

 $B_2$  simulates  $B_1$ , but  $B_1$  simulates  $B_2$  iff " $OK(load[m, r_3])$ "  $\rightarrow B_1 \sim B_2$  precondition is stronger as we must not add any potential trap

## Intra-Block simulation: basic block example

Assume a proven **rewriting rule**  $\forall x, x \times 2 = x + x$ .

$(B_1)  r_3 \coloneqq r_1 + r_2;$	$(B_2) \ r_4 \coloneqq r_2 \times r_2;$
$r_3 \coloneqq r_3 \times 2;$	$r_3 \coloneqq r_1 + r_2;$
$r_4 \coloneqq \texttt{load}[m, r_3];$	$r_3 \coloneqq r_3 + r_3;$
$r_4 \coloneqq r_2 \times r_2;$	

Both  $B_1$  and  $B_2$  lead to the **same parallel assignment** (of live registers):  $r_3 \coloneqq (r_1 + r_2) + (r_1 + r_2) \parallel r_4 \coloneqq r_2 \times r_2$ 

 $B_2$  simulates  $B_1$ , **but**  $B_1$  simulates  $B_2$  iff " $OK(load[m, r_3])$ "  $\rightarrow B_1 \sim B_2$  precondition is stronger as we must not add any potential trap

However... **term duplication** makes structural comparison **exponential** (e.g. " $r_1 + r_2$ ")! Solution of [Six et al. 2020]: **hash-consing**, i.e. memoize subterms + pointer equalities

## Aggregated block-by-block simulations, in practice

**Symbolic states:**  $\delta \triangleq (\mu, \vec{\sigma}, \mathcal{R})$  (memory, precondition, registers state)

**Symbolic states:**  $\delta \triangleq (\mu, \vec{\sigma}, \mathcal{R})$  (memory, precondition, registers state) Memory  $\mu ::= \text{Sinit} | \text{Sstore}(\mu_{old}, chk, addr, \vec{\sigma}, src)$  **Symbolic states:**  $\delta \triangleq (\mu, \vec{\sigma}, \mathcal{R})$  (memory, precondition, registers state)

Memory  $\mu ::= \text{Sinit} | \text{Sstore}(\mu_{old}, chk, addr, \vec{\sigma}, src)$ 

 $\mathsf{Values} \qquad \sigma ::= \; \mathtt{Sinput}(r) \; | \; \mathtt{Sop}(\textit{op}, \vec{\sigma}) \; | \; \mathtt{Sload}(\mu, \textit{trap}, \textit{chk}, \textit{addr}, \vec{\sigma}) \; | \; \dots \;$ 

**Symbolic states:**  $\delta \triangleq (\mu, \vec{\sigma}, \mathcal{R})$  (memory, precondition, registers state)

 $\texttt{Memory} \quad \mu ::= \texttt{Sinit} \mid \texttt{Sstore}(\mu_{\textit{old}},\textit{chk},\textit{addr},\vec{\sigma},\textit{src})$ 

 $\mathsf{Values} \qquad \sigma ::= \; \mathtt{Sinput}(r) \; | \; \mathtt{Sop}(\textit{op}, \vec{\sigma}) \; | \; \mathtt{Sload}(\mu, \textit{trap}, \textit{chk}, \textit{addr}, \vec{\sigma}) \; | \; \dots \;$ 

Regset  $\mathcal{R} \triangleq r \mapsto \sigma$  a **finite map "register**  $\mapsto$  **terms"** (parallel assignment)

## Aggregated block-by-block simulations, in practice

**Block shapes:**: basic-blocks (1 entry, 1 exit), superblocks (1 entry, side-exits), extended (basic) blocks (trees without internal joins), loop-free blocks (directed acyclic graphs)

**Symbolic states:**  $\delta \triangleq (\mu, \vec{\sigma}, \mathcal{R})$  (memory, precondition, registers state)

 $\texttt{Memory} \quad \mu ::= \texttt{Sinit} \mid \texttt{Sstore}(\mu_{\textit{old}},\textit{chk},\textit{addr},\vec{\sigma},\textit{src})$ 

 $\mathsf{Values} \qquad \sigma ::= \; \mathtt{Sinput}(r) \; | \; \mathtt{Sop}(\textit{op}, \vec{\sigma}) \; | \; \mathtt{Sload}(\mu, \textit{trap}, \textit{chk}, \textit{addr}, \vec{\sigma}) \; | \; \dots \;$ 

Regset  $\mathcal{R} \triangleq r \mapsto \sigma$  a **finite map "register**  $\mapsto$  **terms"** (parallel assignment)

#### According to the block shape, the resulting state is:

• a single triplet for basic-blocks;

## Aggregated block-by-block simulations, in practice

**Block shapes:**: basic-blocks (1 entry, 1 exit), superblocks (1 entry, side-exits), extended (basic) blocks (trees without internal joins), loop-free blocks (directed acyclic graphs)

**Symbolic states:**  $\delta \triangleq (\mu, \vec{\sigma}, \mathcal{R})$  (memory, precondition, registers state)

 $Memory \quad \mu ::= \texttt{Sinit} \mid \texttt{Sstore}(\mu_{old}, chk, addr, \vec{\sigma}, src)$ 

 $\mathsf{Values} \qquad \sigma ::= \; \mathtt{Sinput}(r) \; | \; \mathtt{Sop}(\textit{op}, \vec{\sigma}) \; | \; \mathtt{Sload}(\mu, \textit{trap}, \textit{chk}, \textit{addr}, \vec{\sigma}) \; | \; \dots \;$ 

Regset  $\mathcal{R} \triangleq r \mapsto \sigma$  a **finite map "register**  $\mapsto$  **terms"** (parallel assignment)

#### According to the block shape, the resulting state is:

- a **single triplet** for basic-blocks;
- a Binary Decision Diagram (BDD) with triplets on leafs (=exits) in the general case.

Independently, for each pair of blocks,

Comparing symbolic states

Independently, for each pair of blocks,

#### Comparing symbolic states

Let  $\delta_1 = (\mu_1, \vec{\sigma_1}, \mathcal{R}_1)$  and  $\delta_2 = (\mu_2, \vec{\sigma_2}, \mathcal{R}_2), \delta_2$  simulates  $\delta_1$  iff:

$$\delta_1 \succeq \delta_2 riangleq \mu_1 = \mu_2 \wedge ec{\sigma_2} \subseteq ec{\sigma_1} \wedge \mathcal{R}_1 \subseteq \mathcal{R}_2$$

Independently, for each pair of blocks,

#### Comparing symbolic states

Let  $\delta_1 = (\mu_1, \vec{\sigma_1}, \mathcal{R}_1)$  and  $\delta_2 = (\mu_2, \vec{\sigma_2}, \mathcal{R}_2), \delta_2$  simulates  $\delta_1$  iff:

$$\delta_1 \succeq \delta_2 \triangleq \mu_1 = \mu_2 \land \vec{\sigma_2} \subseteq \vec{\sigma_1} \land \mathcal{R}_1 \subseteq \mathcal{R}_2$$

 $\rightarrow \delta_1$  is at least as trapping as  $\delta_2$  (we do not add any potential trap)

Independently, for each pair of blocks,

### Comparing symbolic states

Let  $\delta_1 = (\mu_1, \vec{\sigma_1}, \mathcal{R}_1)$  and  $\delta_2 = (\mu_2, \vec{\sigma_2}, \mathcal{R}_2)$ ,  $\delta_2$  simulates  $\delta_1$  iff:

$$\delta_1 \succeq \delta_2 \triangleq \mu_1 = \mu_2 \land \vec{\sigma_2} \subseteq \vec{\sigma_1} \land \mathcal{R}_1 \subseteq \mathcal{R}_2$$

 $\rightarrow \delta_1$  is at least as trapping as  $\delta_2$  (we do not add any potential trap)  $\rightarrow \delta_2$  may define fresh variables

Independently, for each pair of blocks,

#### Comparing symbolic states

Let  $\delta_1 = (\mu_1, \vec{\sigma_1}, \mathcal{R}_1)$  and  $\delta_2 = (\mu_2, \vec{\sigma_2}, \mathcal{R}_2)$ ,  $\delta_2$  simulates  $\delta_1$  iff:

$$\delta_1 \succeq \delta_2 \triangleq \mu_1 = \mu_2 \land \vec{\sigma_2} \subseteq \vec{\sigma_1} \land \mathcal{R}_1 \subseteq \mathcal{R}_2$$

 $\rightarrow \delta_1$  is at least as trapping as  $\delta_2$  (we do not add any potential trap)  $\rightarrow \delta_2$  may define fresh variables

Limitation: cannot **anticipate** potentially trapping instructions (e.g. loads)

Independently, for each pair of blocks,

#### Comparing symbolic states

Let  $\delta_1 = (\mu_1, \vec{\sigma_1}, \mathcal{R}_1)$  and  $\delta_2 = (\mu_2, \vec{\sigma_2}, \mathcal{R}_2)$ ,  $\delta_2$  simulates  $\delta_1$  iff:

$$\delta_1 \succeq \delta_2 \triangleq \mu_1 = \mu_2 \land \vec{\sigma_2} \subseteq \vec{\sigma_1} \land \mathcal{R}_1 \subseteq \mathcal{R}_2$$

 $\rightarrow \delta_1$  is at least as trapping as  $\delta_2$  (we do not add any potential trap)  $\rightarrow \delta_2$  may define fresh variables

Limitation: cannot **anticipate** potentially trapping instructions (e.g. loads)  $\rightarrow$  solution: a prior **loop-peeling pass**.

Independently, for each pair of blocks,

#### Comparing symbolic states

Let  $\delta_1 = (\mu_1, \vec{\sigma_1}, \mathcal{R}_1)$  and  $\delta_2 = (\mu_2, \vec{\sigma_2}, \mathcal{R}_2)$ ,  $\delta_2$  simulates  $\delta_1$  iff:

$$\delta_1 \succeq \delta_2 \triangleq \mu_1 = \mu_2 \land \vec{\sigma_2} \subseteq \vec{\sigma_1} \land \mathcal{R}_1 \subseteq \mathcal{R}_2$$

 $\rightarrow \delta_1$  is at least as trapping as  $\delta_2$  (we do not add any potential trap)  $\rightarrow \delta_2$  may define fresh variables

Limitation: cannot **anticipate** potentially trapping instructions (e.g. loads)  $\rightarrow$  solution: a prior **loop-peeling pass**.

Main problematic: extending the approach for **inter-block** (intra-procedural) transformations.

# Generalizing this principle for inter-block transformations (1/2)

Idea:

- ① Oracles infer and add **invariant annotations** to the target program
- 2 Symbolic simulation **defensively** validate invariants

 $\rightarrow$  information propagation + consistency at global level

# Generalizing this principle for inter-block transformations (1/2)

Idea:

- ① Oracles infer and add **invariant annotations** to the target program
- 2 Symbolic simulation **defensively** validate invariants

 $\rightarrow$  information propagation + consistency at global level

### High-level overview

Each block is annotated with two types of invariants:

- **1** Gluing invariant ( $\mathcal{G}$ ): assigns target variables by expressions of source variables
- **2** History invariant ( $\mathcal{H}$ ): assigns source variables by expressions of source variables

# Generalizing this principle for inter-block transformations (1/2)

Idea:

- ① Oracles infer and add **invariant annotations** to the target program
- 2 Symbolic simulation **defensively** validate invariants

 $\rightarrow$  information propagation + consistency at global level

### High-level overview

Each block is annotated with two types of invariants:

**1** Gluing invariant ( $\mathcal{G}$ ): **assigns target variables** by expressions of source variables

2 History invariant (*H*): assigns source variables by expressions of source variables
 Each invariant is composed of:

- A sequence of **assignments**
- A set of **live variables** in the block (i.e. as trivial assignments "x:=x")

## Generalizing this principle for inter-block transformations (2/2)

•  $\epsilon \triangleq \mathbf{empty}$  symbolic state

In [Six et al. 2022], **no relation** between local simulations: no anticipation possible!



# Generalizing this principle for inter-block transformations (2/2)

- $\epsilon \triangleq \mathbf{empty}$  symbolic state
- $V_S$ ,  $V_T$ : sets of source/target variables;  $\sigma[V]$ : symbolic expressions of variables of V
- *I*, *J* subscripts: invariant of the current/successors blocks

In [Six et al. 2022], **no relation** between local simulations:

no anticipation possible!



Anticipation of (non-trapping) computations: **Gluing Invariants**  $(\mathcal{G}: V_{\mathcal{T}} \mapsto \sigma[V_{\mathcal{S}}]).$  $\begin{array}{c|c} \epsilon_{s0}/\epsilon_{t0} & - & \mathcal{G}_{I} \\ s & & \mathcal{G}_{I} \\ \downarrow & & \mathcal{G}_{J} \\ \delta_{s1} & & \mathcal{G}_{s2} \\ & & \downarrow \\ \end{array}$ 

Still using the " $\succeq$ " comparison on the target's output liveness (e.g. " $\succeq_{dom(\mathcal{G}_j)}$ ")

# Generalizing this principle for inter-block transformations (2/2)

- $\epsilon \triangleq \mathbf{empty}$  symbolic state
- $V_S$ ,  $V_T$ : sets of source/target variables;  $\sigma[V]$ : symbolic expressions of variables of V
- *I*, *J* subscripts: invariant of the current/successors blocks

In [Six et al. 2022], **no relation** between local simulations:

no anticipation possible!



Sharing a common execution past: **History Invariants**  $(\mathcal{H}: V_{\mathcal{S}} \mapsto \sigma[V_{\mathcal{S}}]).$ 



Still using the " $\succeq$ " comparison on the target's output liveness (e.g. " $\succeq_{dom(\mathcal{G}_j)}$ ")





Entry with live variables only (block 8): G: [ALIVE={a, v, n}]



leo.gourdin@univ-grenoble-alpes.fr

Entry with live variables only (block 8):

 $\mathcal{G}$ : [ALIVE={a, v, n}]

Old synthetic node (block 7):

G: [ALIVE={a, v, n, k, i, r}; x18:=float64[a+0]]

 $\mathcal{H}$ : [k:=7]

24/30





 $\mathcal{G}_I$ =input /  $\mathcal{G}_J$ =output, we have:

• apply  $\mathcal{H}$  (same for input/output here);

**2** compare with  $(S \triangleright G_J) \succeq_{dom(G_J)} (G_I \triangleright T)$ 

Example 1: synthetic node 7 (anticipate reduced operations)

 $\mathcal{G}_I$ =input /  $\mathcal{G}_J$ =output, we have:

apply *H* (same for input/output here);
 compare with (*S* ▷ *G*<sub>1</sub>) ≿<sub>dom(G<sub>1</sub>)</sub> (*G*<sub>1</sub> ▷ *T*)

Example 1: synthetic node 7 (anticipate reduced operations)



 $\mathcal{G}_I$ =input /  $\mathcal{G}_J$ =output, we have:

apply *H* (same for input/output here);
 compare with (*S* ▷ *G*<sub>1</sub>) ≿<sub>dom(G<sub>1</sub>)</sub> (*G*<sub>1</sub> ▷ *T*)

Example 1: synthetic node 7 (anticipate reduced operations)



(1)  $\mu_1 = \mu_2 = \text{Sinit}$  (2)  $\vec{\sigma_2} = \vec{\sigma_1} = \text{float64}[a+0]$ 

 $\mathcal{G}_I$ =input /  $\mathcal{G}_J$ =output, we have:

apply *H* (same for input/output here);
 compare with (*S* ▷ *G*<sub>1</sub>) ≿<sub>dom(G<sub>1</sub>)</sub> (*G*<sub>1</sub> ▷ *T*)

Example 1: synthetic node 7 (anticipate reduced operations)



$$\begin{array}{l} (1) \ \mu_1 = \mu_2 = \texttt{Sinit} \quad (2) \ \vec{\sigma_2} = \vec{\sigma_1} = \texttt{float64}[a+0] \\ (3) \ \mathcal{R}_1 = \mathcal{R}_2 = a \coloneqq a \parallel n \coloneqq n \parallel i \coloneqq i \parallel r \coloneqq r \parallel \\ \mathbf{x}_{18} \coloneqq \texttt{float64}[a+0] \parallel \mathbf{x}_{19} \coloneqq 3\mathbf{f} \parallel \mathbf{x}_{21} \coloneqq 8 \cdot i + \mathbf{v} \parallel \mathbf{x}_{22} \coloneqq 7 \cdot i \end{array} \Longrightarrow \delta_1 \succeq \delta_2$$

 $\mathcal{G}_I$ =input /  $\mathcal{G}_J$ =output, we have:

• apply  $\mathcal{H}$  (same for input/output here);

**2** compare with  $(S \triangleright G_J) \succeq_{dom(G_J)} (G_I \triangleright T)$ 

Example 2: loop block 2 (remember reduced operations)

 $\mathcal{G}_I$ =input /  $\mathcal{G}_J$ =output, we have:

- **1** apply  $\mathcal{H}$  (same for input/output here);
- **2** compare with  $(S \triangleright G_J) \succeq_{dom(G_J)} (G_I \triangleright T)$

Example 2: loop block 2 (remember reduced operations)

 $H_1: [k:=7]$ G<sub>1</sub>: [ALIVE={a, n, i, r}; x18:=float64[a+0]; x19:=3f; order AUX/x20:=i <<1 3: x21:=v +1 x20: x22:=i \*1 kx13 = i <<1 3x10 = int64[x21+0]x12 = v + 1 x 13Execution x9 = x10 - 1 x22x10 = int64[x12+0]x8 = floatoflong(x9)2 x11 = i \* kx9 = x10 - 1 x11x21 = x21 + 1 32x8 = floatoflong(x9)x22 = x22 + 128r = r + f x 8i = i + 1 4i = i + 1 4 $\mathcal{G}_I = \mathcal{G}_I$ 

 $\mathcal{G}_I$ =input /  $\mathcal{G}_J$ =output, we have:

- **1** apply  $\mathcal{H}$  (same for input/output here);
- **2** compare with  $(\mathcal{S} \triangleright \mathcal{G}_J) \succeq_{dom(\mathcal{G}_J)} (\mathcal{G}_I \triangleright \mathcal{T})$

Example 2: loop block 2 (remember reduced operations)

 $H_1: [k:=7]$ G<sub>1</sub>: [ALIVE={a, n, i, r}; x18:=float64[a+0]; x19:=3f; order AUX/x20:=i <<1 3: x21:=v +1 x20: x22:=i \*1 kx13 = i <<1 3x10 = int64[x21+0]x12 = y + 1 x 13Execution x9 = x10 - 1 x22x10 = int64[x12+0]x8 = floatoflong(x9)r = r +f x8 x21 = x21 +l 32 x11 = i \* kx9 = x10 - 1 x11x8 = floatoflong(x9)x22 = x22 + 128r = r + f x 8i = i + 1 4i = i + 1 4 $\mathcal{G}_l = \mathcal{G}_l$ 

(1)  $\mu_1 = \mu_2 = \text{Sinit}$  (2)  $\vec{\sigma_2} = \vec{\sigma_1} = \text{float64}[a+0]; \text{ int64}[8 \cdot i + v]$ 

 $\mathcal{G}_I$ =input /  $\mathcal{G}_J$ =output, we have:

- **1** apply  $\mathcal{H}$  (same for input/output here);
- **2** compare with  $(S \triangleright G_J) \succeq_{dom(G_J)} (G_I \triangleright T)$

Example 2: loop block 2 (remember reduced operations)

 $H_1: [k:=7]$ G<sub>1</sub>: [ALIVE={a, n, i, r}; x18:=float64[a+0]; x19:=3f; order AUX/x20:=i <<1 3: x21:=v +1 x20: x22:=i \*1 kx13 = i <<1 3x10 = int64[x21+0]x12 = v + 1 x 13Execution x9 = x10 - 1 x22x10 = int64[x12+0]x8 = floatoflong(x9)2 x11 = i \* kx9 = x10 - 1 x11x21 = x21 + 1 32x8 = floatoflong(x9)x22 = x22 + 128r = r + f x 8i = i + 1 4i = i + 1 4 $\mathcal{G}_I = \mathcal{G}_I$ 

$$\begin{array}{l} (1) \ \mu_1 = \mu_2 = \texttt{Sinit} \quad (2) \ \vec{\sigma_2} = \vec{\sigma_1} = \texttt{float64}[a+0]; \ \texttt{int64}[8 \cdot i+v] \\ (3) \ \mathcal{R}_1 = \mathcal{R}_2 = a \coloneqq a \parallel n \coloneqq n \parallel i = i+4 \parallel x_{18} \coloneqq \texttt{float64}[a+0] \parallel x_{19} \coloneqq 3\texttt{f} \parallel \implies \delta_1 \succeq \delta_2 \\ x_{21} \coloneqq 8 \cdot i+v+32 \parallel x_{22} \coloneqq 7 \cdot i+28 \parallel r \coloneqq r+\texttt{fofl}(\texttt{int64}[8 \cdot i+v]-7 \cdot i) \end{array}$$

 $G_I$ =input /  $G_J$ =output, we have:

• apply  $\mathcal{H}$  (same for input/output here); • compare with  $(S \triangleright \mathcal{G}_l) \succ_{dom(\mathcal{G}_l)} (\mathcal{G}_l \triangleright \mathcal{T})$ 

2 compare with 
$$(\mathcal{S} \triangleright \mathcal{G}_J) \succeq_{dom(\mathcal{G}_J)} (\mathcal{G}_I)$$

Example 2: loop block 2 (remember reduced operations)

 $H_1: [k:=7]$ G<sub>1</sub>: [ALIVE={a, n, i, r}; x18:=float64[a+0]; x19:=3f; order AUX/x20:=i <<1 3: x21:=v +1 x20: x22:=i \*1 k] x13 = i <<1 3x10 = int64[x21+0]x12 = y + 1 x 13Execution x9 = x10 - 1 x22x10 = int64[x12+0]x8 = floatoflong(x9)
r = r +f x8 2 x11 = i \* kx9 = x10 - 1 x11x21 = x21 + 1 32x8 = floatoflong(x9)x22 = x22 + 128r = r + f x 8i = i + 1 4i = i + 1 4 $\mathcal{G}_l = \mathcal{G}_l$ 

Some symbolic values were rewritten to a normal form, e.g.

$$\mathbf{x}_{21} \coloneqq 8 \cdot \mathbf{i} + \mathbf{v} + 32 \parallel \mathbf{x}_{22} \coloneqq 7 \cdot \mathbf{i} + 28$$

...using a restricted affine theory.

leo.gourdin@univ-grenoble-alpes.fr

 $\implies \delta_1 \succ \delta_2$ 

## A step back: summary on Block Transfer Language & CFG morphisms



† = my contributions
### A step back: summary on Block Transfer Language & CFG morphisms



#### Other contribution: a control flow graph morphism validator

Parametrized according to the type of morphism, used to validate:

### A step back: summary on Block Transfer Language & CFG morphisms



#### Other contribution: a control flow graph morphism validator

Parametrized according to the type of morphism, used to validate:

• the RTL↔BTL translation

### A step back: summary on Block Transfer Language & CFG morphisms



#### Other contribution: a control flow graph morphism validator

Parametrized according to the type of morphism, used to validate:

- the RTL↔BTL translation
- code **duplication** (loop unrollings) & **factorization** (DFA minimization)
- the insertion of synthetic nodes for data-flow analyses

### Experimental evaluation

Compile times that scale (thanks to formally verified hash-consing)



# Benchmarks: LLVMtests, MiBench, PolyBench, TACLeBench, Verimag

### Experimental evaluation



# Benchmarks: LLVMtests, MiBench, PolyBench, TACLeBench, Verimag

leo.gourdin@univ-grenoble-alpes.fr

#### Closing the gap with "GCC -01"



 $\begin{array}{l} \mbox{Measured on a RISC-V U74 Core} \\ \mbox{(SiFive HiFive Unmatched board)} \\ \mbox{Median gain w.r.t. Official CompCert} \\ \mbox{with relative standard deviation} \leq 2\% \end{array}$ 

#### Insights

Formally verified defensive programming **helps** in validating advanced compiler optimizations:

#### Insights

Formally verified defensive programming helps in validating advanced compiler optimizations:

- A formally verified interpreter only does simple computations;
- Oracles generate hints that are **simple for them to yield**, but that would be **hard to have the validators reconstruct**.

 $\rightarrow$  Defensive, hash-consed symbolic execution is an efficient way of validating a class of intra-procedural transformations!

#### Insights

Formally verified defensive programming helps in validating advanced compiler optimizations:

- A formally verified interpreter only does simple computations;
- Oracles generate hints that are **simple for them to yield**, but that would be **hard to have the validators reconstruct**.

 $\rightarrow$  Defensive, hash-consed symbolic execution is an efficient way of validating a class of intra-procedural transformations!

#### Future work

Can we extend this principle for security (in contrast to safety) applications?

#### Insights

Formally verified defensive programming helps in validating advanced compiler optimizations:

- A formally verified interpreter only does **simple** computations;
- Oracles generate hints that are **simple for them to yield**, but that would be **hard to have the validators reconstruct**.

 $\rightarrow$  Defensive, hash-consed symbolic execution is an efficient way of validating a class of intra-procedural transformations!

#### Future work

Can we extend this principle for security (in contrast to safety) applications?

- **1** To **prove the insertion** of security countermeasures (correctness)
- 2 To provide some security guarantees w.r.t. an abstract attacker model

### Thank You! Questions?

Online code: COMPCERT version at:

https://gricad-gitlab.univ-grenoble-alpes.fr/certicompil/Chamois-CompCert

#### Manuscript (frozen) COMPCERT version at: https://framagit.org/yukit/compcert-chamois-gl-thesis

Main publications:

- Cyril Six, Léo Gourdin, Sylvain Boulmé, David Monniaux, Justus Fasse, and Nicolas Nardino. "Formally Verified Superblock Scheduling.", CPP 2022.
- Léo Gourdin. "Lazy Code Transformations in a Formally Verified Compiler.", ICOOOLPS 2023.
- David Monniaux, Léo Gourdin, Sylvain Boulmé, and Olivier Lebeltel. "Testing a Formally Verified Compiler.", TAP 2023.
- Léo Gourdin, Benjamin Bonneau, Sylvain Boulmé, David Monniaux, and Alexandre Bérard. "Formally Verifying Optimizations with Block Simulations.", OOPSLA 2023.

### Appendices

- Peephole & Postpass on AArch64
- If-lifting
- Loop Unrollings
- COMPCERT's Trusted Computing Base
- Safe translation validation in Coq
- Hash-consing
- Why on RISC-V?
- BTL syntax & semantics
- RISC-V macros expansions & mini-CSE
- Predicates for Lazy Code Transformations
- Diagrammatic proof of blockstep simulation
- Development size
- More benchmark results

## Peephole pairing load (and store) instructions on AArch64

[Gourdin 2021; Six et al. 2022]





[4]

#### Source

#### **Rewriting rule before symbolic simulation:**

$$\underline{\text{under guard}} \begin{array}{l} r_1 \neq r_2 \\ r_1, r_2 := \mathbf{ldp}[r_3, \#n] \end{array} \rightarrow \begin{array}{l} r_2 := r_3; \\ r_1 := \mathbf{ldr}[r_3, \#n]; \\ r_2 := \mathbf{ldr}[r_2, \#n + r_2] \end{array}$$

Proving the correctness of this rewriting rule is **much easier** than a direct proof on the peephole optimization.

leo.gourdin@univ-grenoble-alpes.fr

### Example: the finer capabilities of postpass (on AArch64)

Reordering an instruction expanded at the Asm level



$I_1$	orr	w2, wzr, #32
$I_2$	lsl	w2, w0, w2
$I_3$	sub	w3, w1, w2
$I_4$	add	w0, w0, w3
$I_5$	ldr	x30, [sp, #8]
$I_6$	add	sp, sp, #16
$I_7$	ret	x30

$I_1$	orr	w2, v	vzr,	#32
$I_5$	ldr	x30,	[sp	, #8]
$I_2$	lsl	w2, v	<i>i</i> 0,	w2
$I_6$	add	sp, s	sp,	#16
$I_3$	sub	w3, t	<i>v</i> 1,	w2
$I_4$	add	w0, v	<i>i</i> 0,	wЗ
$I_7$	ret	x30		

Before postpass

After postpass

Main difference: the load of the return address is lifted.

Latencies				
LSL=2; LDR=3; others=1				
Stalls info				
1 w2 is not ready!				
2 sp is not ready!				

bad scheduling						
	EXEC1	EXEC2				
	$I_1$					
2	$I_2$					
E	$stall_1$	$I_2$				
ا: شا	$I_3$					
Ē	$I_4$	$I_5$				
me	$stall_2$	$I_5$				
$\downarrow$	$stall_2$	$I_5$				
	$I_6$					

good scheduling				
EXEC1	EXEC2			
11	$I_5$			
$I_2$	$I_5$			
$I_2$	$I_5$			
<i>I</i> 6	$I_3$			
$I_4$				
8 versus 5 cycles,				
3 cycles are won!				

leo.gourdin@univ-grenoble-alpes.fr

### Instruction Level Parallelism



Two dimensions of parallelism vertical: several <u>stages</u> of computing units horizontal: several units at the same stage

Usually **interlocked** pipeline: observationnally, assembly semantics is sequential! (with dynamically inserted **stalls**)

#### **On VLIW processors:**

horizontal parallelism specified by the assembly program (i.e. "tiny-scope" parallelism).

### Certifying Peephole & Postpass by translation validation How it works?



- Adapted from [Six et al. 2020]
- Generic verifier backend, specialized Domain Specification Language
- The verifier proof is independent of the transformations

leo.gourdin@univ-grenoble-alpes.fr

### Asmblock implementation & basic blocks structure

Basic block: A block with <u>at most one branching instruction</u>, in final position. The sequence is only reachable at its first instruction.

```
Inductive basic: Type := (* basic instructions *)
Inductive control: Type := (* control-flow instructions *)
Record bblock := {
    header: list label; body: list basic; exit: option control;
    correct: Is_true(non_empty_body body || non_empty_exit exit)
}
```

State (rs,m): A tuple of a <u>register state</u> *rs* (mapping registers to values) and a <u>memory state</u> *m* (mapping addresses to values).

The basic block is executed from  $\binom{rs_0}{m_0}$  to  $\binom{rs_n}{m_n}$ :



## A Domain Specific Language for symbolic execution of assembly code

Simulation test correctness

- Code is translated in the generic AbstractBasicBlock DSL
- 2 A symbolic execution is run to compute "symbolic states"
- ③ Simulation is deduced from syntactical equalities on "symbolic states"



### Assembly level framework: proof effort and benefits

Overall implementation: three man-months of development.

- Machblock to Asmblock: A difficult star simulation
- Peephole/postpass proof in Asmblock: a simple lockstep simulation
- Asmblock to Asm: a plus simulation

Simulation property of the verifier :

```
Definition bblock_simu (lk: aarch64_linker)
  (ge: Genv.t fundef unit) (f: function) (bb bb': bblock) :=
  ∀ rs m rs' m' t,
  exec_bblock lk ge f bb rs m t rs' m' →
   exec_bblock lk ge f bb' rs m t rs' m'
```

#### Bug found while implementing the verifier

- Difference between the formal specification of Asm and the "printer"
- Concerns Pfmovimmd and Pfmovimms macro-instructions
- Instruction behavior was not fully specified

### Interleaving of rotated & unrolled loop-bodies on Cortex A-53 (AArch64)

.L100:

```
double sumsq(double *x, int len){
   double s = 0.0; for (int i=0; i < len; i++) s += x[i]*x[i];
   return s;
}</pre>
```

```
.L101: // DO-WHILE loop
                                                  .L101:
1
     ldr d2, [x0, w2, sxtw #3]
                                                    ldr d2, [x0, w2, sxtw #3]
2
     fmul d1, d2, d2
3
                                                    add
                                                         w2, w2, #1
     fadd d0, d0, d1 // d0 += x[w2]^2
                                                         w2, w1
                                                    CMD
4
5
     add w2, w2, #1
                                                    b.ge .L102
     cmp w2, w1
                                                    ldr
                                                         d3, [x0,w2,sxtw #3]
6
     b.ge .L100 // end body 1
                                                    add w2, w2, #1
7
8
     ldr d2, [x0, w2, sxtw #3]
                                                    fmul d1, d2, d2
9
     fmul d1, d2, d2
                                                    cmp w2, w1
                                                    fmul d4, d3, d3
10
     fadd d0, d0, d1
11
     add w2, w2, #1
                                                    fadd d0, d0, d1
12
     cmp w2, w1
                                                    fadd d0, d0, d4
13
     b.lt .L101 // end body 2
                                                    b.lt .L101
   .L100: // loop exit
                                                    b .L100
14
15
     // only d0 is live here
                                                  .L102:
                                                    fmul d1, d2, d2
                                                    fadd d0, d0, d1
```

Gain of right hand-side schedule  $\simeq$  30% wrt the (above) source order.

leo.gourdin@univ-grenoble-alpes.fr

### Validating loop-unrollings through CFG-projections

Various loop-unrollings (below)from the source "while-do" loop on the rightA = before the loopB = loop-conditionC = loop-bodyD = after the loop





rotate (i.e. if-do-while)



unroll 1st iteration



unroll body

### The main parts of COMPCERT Trusted Computing Base (TCB)

- formal semantics of the COMPCERT C language (in Coq);
- formal semantics of the assembly languages (in Coq);
- option parsing and filename handling (in OCAML);
- preprocessor (partly external, partly in OCAML), which turns regular C into COMPCERT C;
- "assembly expansions" (in OCAML) dealing with "pseudo-instructions" for stack (de)allocation & memory copy;
- formal axiomatization (in Coq) of these pseudo-instructions;
- assembly pretty-printer (in OCAML);
- compatibility of the ABI used by COMPCERT with other libraries (e.g. standard C library) compiled on the system with GCC;
- external assembler and linker;
- Coq TCB (+ <u>"purity of oracles is not used in the Coq proof"</u>)

### Translation validation in Coq

Declaring a foreign function in CoQ using an axiom is not totally safe:  $\Rightarrow$  OCAML "function" are not functions in a mathematical pov, but "relations", as they are nondeterministics.

Existing oracles in COMPCERT are declared as "pure" functions: Example of register allocation:

 ${\tt Axiom\ regalloc:\ RTL.func} \rightarrow {\tt option\ LTL.func}$ 

implemented by imperative OCAML code using hash-tables.  $\Rightarrow$  not a real issue, as their purity is not used in the formal proof;

Successfully applied in the VPL (Verified Polyhedra Library) [Boulmé, Fouilhé, Maréchal, Monniaux, Périn, etc'2013-2018] And partially applied in our version of COMPCERT [Boulmé, Gourdin, Fasse, Monniaux, Six'2018-2023]

### The IMPURE library

- We rely on the IMPURE library [Boulmé 2021] to model OCAML foreign functions as nondeterministic ones;
- 2 Based on may-return monads of [Fouilhé and Boulmé 2014] to make determinism unprovable

#### IMPURE computation $\triangleq$ CoQ code embedding OCAML code

Axiomatize (in Coq) "A → Prop" as type "??A" to represent "impure computations of type A" with "(k a)" as proposition "k → a" with formal type →<sub>A</sub>: ??A → A → Prop read "computation k may return value a" and usual monad operators

Summary of our approach:

- Almost any OCAML function embeddable into Coq. (e.g. mutable data-structures with aliasing in Coq)
- No formal reasoning on *effects*, only on results: foreign functions could have bugs, only their type is ensured.
   ⇒ Considered as nondeterministic.
   e.g. for I/O reasoning, use FREESPEC or INTERACTIONTREES instead.
- OCAML polymorphism provides "*theorems-for-free*" (i.e. a form of unary parametricity through Coo extraction)
- Exceptionally: additional axioms on results (e.g. pointer equality) In this case, the foreign function must be trusted!

### Verified defensive hash-consing factory from pointer equality

Hash-consing of inductive type T consists in memoizing its constructors through a dedicated factory.

[Six et al. 2020] gives a verified defensive variant of [Filliâtre and Conchon 2006]:

- a polymorphic oracle provides—for any T—an <u>untrusted</u> hash-consing factory of type T  $\rightarrow$  ??T;
- this factory is wrapped into a <u>certified</u> factory <u>dynamically enforcing</u> that each returned term is <u>structurally equals</u> to its inputs...
- ...through a constant-time checking that, on input (c t<sub>1</sub>...t<sub>n</sub>) and output (c' t'<sub>1</sub>...t'<sub>m</sub>), we have c = c' and that forall i, t<sub>i</sub> == t'<sub>i</sub>

works in practice because of (the non-formalized) invariant: all  $t_i$  are already "hash-consed" terms

### Why targetting RISC-V for Strength Reduction?

COMPCERT is particularly slow on RISC-V.

- 1 Less work went on this backend;
- 2 Instruction Set Architecture (ISA) is simpler;
- 3 Addressing modes are very limited; e.g. consider a load in C "x = a[i]", COMPCERT produces: On AArch64: ldr x0, [x0,w1,sxtw#3]

   On RISC-V: slli x6, x11, 3 add x6, x10, x6 ld x6, 0(x6)
- RISC-V is a good candidate for the future of embedded (and critical) systems.
   e.g. NOEL-V for space; openness of hardware; modularity

Porting the LCT's strength reduction to other backends should be straightforward ( $\sim$ 140 LoC).

### The BTL IR: A syntax-based block representation

$$\begin{split} fi &::= \texttt{Bgoto}(l) \\ & | \texttt{Breturn}([r]) \\ & | \texttt{Bcall}(sig, (r|id), \vec{r}, r, l) \\ & | \texttt{Btailcall}(sig, (r|id), \vec{r}) \\ & | \texttt{Btailcall}(sig, (r|id), \vec{r}) \\ & | \texttt{Bbuiltin}(ef, \vec{br}, br, l) \\ & | \texttt{Bjumptable}(r, \vec{l}) \end{split}$$

blk ::= BF(fi, iinfo) | Bnop([iinfo])  $| Bop(op, \vec{r}, r, iinfo)$   $| Bload(trap, chk, addr, \vec{r}, r, iinfo)$   $| Bstore(chk, addr, \vec{r}, r, iinfo)$   $| Bseq(blk_1, blk_2)$   $| Bcond(cond, \vec{r}, blk_{so}, blk_{not}, iinfo)$ 

Keeping a block structure is interesting for at least two reasons:

- 1 Invariants are checked for blocks instead of every instruction;
- 2 Block-scoped optimizations (e.g. scheduling) are still compatible.

### Two shades of BTL Invariants

 $\Rightarrow$  To avoid redundancies in invariants and facilitate their generation by oracles.

#### An abstract (theorical) representation

Assignments of invariant values (into reg).

```
(** FPASV: "Finite Parallel Assignment of Symbolic Values" *)
Record fpasv :=
    { fpa_ok: list sval; fpa_reg:> PTree.tree sval;
    fpa_wf: ∀ r sv, fpa_reg!r = Some sv → ~(is_input sv) → List.In sv fpa_ok }
```

#### A more compact representation

In the set of output registers, we distinguish those not defined in aseq (which satisfy [r:=Sinput r]).

```
(** CSASV: "Compact Sequence Assignments of Symbolic Values" *)
Record csasv := {
   aseq: list (reg * ival);
   outputs: Regset.t;
}
```
# Rewritings & mini-CSE over superblocks on RISC-V (1/3)



Colors delimit superblocks.

- Sub-optimal ordering
- Macros (in **pink**) are not expansed

```
Bop: x4 = x3 >> 12 # 1
Bop: x15 = x3 >> 8 # 2
Bop: x2 = x15 \& 255
Bload: x13 = int64[x1 + 8]
Bload: x14 = int64[x1 + 16]
Bop: x12 = x13 *1 x14
Bstore: int64[x1 + 0] = x12
Bop: x11 = x3 + x4
Bcond: (x11 >= s7) # 3
ifso = [ Bgoto: 7]
Bcond: (x2 <s 7) # 4
ifso = [ Bgoto: 10]
Bgoto: 7</pre>
```

Non-optimized RISC-V COMPCERT code (uncolored is **orange**)

# Rewritings & mini-CSE over superblocks on RISC-V (2/3)



- No duplications thks to mini-CSE on the expansion of #3 and #4
- Bad ordering
- Makespan is 14 on U74

```
Bop: x16 = x3 >> 31 \# 1
Bop: x17 = x16 >> 20 \# 1
Bop: x18 = x3 + x17 \# 1
Bop: x4 = x18 >> 12 \# 1
Bop: x20 = x16 >> 24 \# 2
Bop: x21 = x3 + x20 \# 2
Bop: x15 = x21 >> 8 # 2
Bop: x^2 = x^{15} \& 255
Bload: x13 = int64[x1 + 8]
Bload: x14 = int64[x1 + 16]
Bop: x12 = x13 * 1 x14
Bstore: int64[x1 + 0] = x12
Bop: x11 = x3 + x4
Bop: x22 = OEaddiw(X0,7) \# 3,4
Bcond: (CEbgew(x11 >= x22)) # 3
  ifso = [ Bgoto: 7 ]
Bcond: (CEbltw(x2 < x22)) # 4
  ifso = [ Bgoto: 10 ]
Bgoto: 7
```

Pre-processed RISC-V СомрСект code (uncolored is **orange**)

## Rewritings & mini-CSE over superblocks on RISC-V (3/3)



- Better ordering
- Makespan is reduced to 9 thanks to avoided stalls

```
ifso = [ Bgoto: 7 ]
Bcond: (CEbltw(x2 < x22))
 ifso = [ Bgoto: 10 ]
Bgoto: 7
Optimized RISC-V
                     CompCert
                                  code
(uncolored is orange)
```

# Bit vector predicates for LCT (non-exhaustive list)

Candidates (of the form  $n \equiv v := t$  at node *n*, writing term *t* in variable *v*) are operations or loads. Boolean equation systems to solve for each node, and for each candidate:

- Transparency: the node does not alter the candidate expr.;
- **Comp:** the node contains a computation of the candidate;
- **Down-safety:** a computation *t* at *n* does not introduce a new value on a terminating path starting at *n*;
- Up-safety: same for every path leading at n;
- Earliestness: can't be placed earlier without breaking the safety property;
- **Delayability:** possibility to move the inserted value from its earliest down-safe point as far as possible in the direction of the control-flow;
- Latestness: optimality of delayability (maximum delay);
- Isolatedness: the inserted computation would be isolated in its block;
- Insert: Candidate should be inserted at this node;
- **Replace:** Candidate should be replaced at this node.

## Diagrammatic proof of blockstep simulation



(3): Correctness of the modulo liveness relation

leo.gourdin@univ-grenoble-alpes.fr

# An idea of the development size

In number of significant lines of code (sloc)...

Project		Defs	Proofs
BTL IR		252	20
BTL projection checker		296	121
RTL  o BTL		313	377
BTL  o RTL		146	249
BTL SE theory		1844	1862
BTL SE refinement		1612	1411
BTL rewriting engine (RISC-V only)		1209	1038
BTL passes module		122	60
Total		5794	5138
Project	0	caml	Coq
BTL oracles & framework		3332	10 932
AArch64 scheduling & peephole		1157	11 171
Total		4489	22 103

LCT oracle combining code motion & strength reduction: 2000 sloc

leo.gourdin@univ-grenoble-alpes.fr

#### Compilation time of slowest COMPCERT passes



leo.gourdin@univ-grenoble-alpes.fr

### Results zooming on the LCT impact

GCC, Base=(scheduling + CSE3 + unroll single), and Base+LCT versus mainline COMPCERT on RISC-V U74, higher is better

Setup	GCC -01	Base	Base + LCT
LLVMtest/fpconvert	+24.22%	+7.9%	+17.15%
LLVMtest/matmul	+15.9%	+115.05%	+144.11%
LLVMtest/nbench_bf	+74.58%	+11.84%	+24.51%
MiBench/jpeg	+27.75%	+20.62%	+24.75%
MiBench/sha	+92.43%	+45.68%	+51.73%
MiBench/stringsearch	+133.34%	+40.28%	-10.15%
PolyBench/*	+64.05%	+38.06%	+46.23%
TACLeBench/bsort	+49.04%	+9%	+33.16%
TACLeBench/deg2rad	+56.75%	+41.5%	+50.28%
TACLeBench/md5	+42.18%	+18.59%	+47.93%